View SA5225_267370.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

INTEGRATED CIRCUITS
SA5225 Fiber optic postamplifier
Product specification Replaces datasheet NE/SA5225 of 1997 Jun 05 IC19 Data Handbook 1998 Oct 07
Philips Semiconductors
Philips Semiconductors
Product specification
Fiber optic postamplifier
SA5225
DESCRIPTION
The SA5225 is a high-gain limiting amplifier that is designed to process signals from fiber optic preamplifiers. Capable of operating at 125Mb/s, the chip has input signal level-detection with a user-adjustable threshold. The DATA and LEVEL-DETECT outputs are differential for optimum noise margin and ease of use. Also available is the SA5224 which is optimized for FDDI applications.
PIN DESCRIPTION
D Package
CAZN CAZP GNDA 1 2 3 16 15 14 13 12 11 10 9 VSET VREF VCCE DOUT DOUT GNDE ST ST
FEATURES
DIN 4 DIN 5 VCCA 6 CF 7 JAM 8
* Wideband operation: 1.0kHz to 120MHz typical * Applicable in 155Mb/s OC3/SONET receivers * Operation with single +5V or -5.2V supply * Differential 10k ECL outputs * Programmable input signal level-detection * Fully differential for excellent PSRR to 1GHz
APPLICATIONS
SD00374
Figure 1. Pin Configuration
* Data communication in noisy industrial environments * LANs
ORDERING INFORMATION
DESCRIPTION 16-Pin Plastic Small Outline (SO) Package TEMPERATURE RANGE -40 to +85C ORDER CODE SA5225D DWG # SOT109-1
BLOCK DIAGRAM
VCCA (6) CAZP CAZN (2) (1) VCCE (16)
DIN (4) DIN (5)
LIMITING AMPLIFIER
ECL BUFFER
(13) DOUT (12) DOUT
JAM BUFFER
(8) JAM
VREF(15)
REFERENCE LEVEL DETECTOR SD BUFFER
(9) ST (10) ST
VSET (16)
(3) GNDA
(7) CF
(11) GNDE
SD00375
Figure 2. Block Diagram
1998 Oct 07
2
853-1595 20141
Philips Semiconductors
Product specification
Fiber optic postamplifier
SA5225
PIN DESCRIPTIONS
PIN NO. 1 2 3 4 5 6 7 8 NAME CAZN CAZP GNDA DIN DIN VCCA CF JAM FUNCTION Auto-zero capacitor pin. Connecting a capacitor between this pin and CAZP will cancel the offset voltage of the limiting amplifier. Auto-zero capacitor pin. Connecting a capacitor between this pin and CAZN will cancel the offset voltage of the limiting amplifier. Analog GND pin. Connect to ground for +5V upshifted ECL operation. Connect to -5.2V for standard ECL operation. Must be at same potential as GNDE (Pin 11). Differential input. DC bias level is set internally at approximately 2.9V. Complimentary to DIN (Pin 5). Differential input. DC bias level is set internally at approximately 2.9V. Complimentary to DIN (Pin 4). Analog power supply pin. Connect to a +5V supply for upshifted ECL operation. Connect to ground for standard ECL operation. Must be at same potential as VCCE (Pin 14). Filter capacitor for level detector. Capacitor should be connected between this pin and VCCA. This ECL-compatible input controls the output buffers DOUT and DOUT (Pins 12 and 13). When an ECL LOW signal is applied, the outputs will follow the input signal. When an ECL HIGH signal is applied, the DOUT and DOUT pins will latch into LOW and HIGH states, respectively. When left unconnected, this pin is actively pulled-low (JAM OFF). Input signal level-detect STATUS. This ECL output is high when the input signal is below the user programmable threshold level. ECL compliment of ST (Pin 9). Digital GND pin. Connect to ground for +5V upshifted ECL operation. Connect to a negative supply for normal ECL operation. Must be at the same potential as GNDA (Pin 3). ECL-compatible output. Nominal level is VCCE-1.3V. When JAM is HIGH, this pin will be forced into an ECL HIGH condition. Complimentary to DOUT (Pin 13). ECL-compatible output. Nominal level is VCCE-1.3V. When JAM is HIGH, this pin will be forced into an ECL LOW condition. Complimentary to DOUT (Pin 12). Digital power supply pin. Connect to a +5V supply for upshifted ECL operation. Connect to ground during normal ECL operation. Must be at the same potential as VCCA (Pin 6). Reference voltage for threshold level voltage divider. Nominal value is approximately 2.64V. Input threshold level setting circuit. This input can come from a voltage divider between VREF and GNDA.
9 10 11 12 13 14 15 16
ST ST GNDE DOUT DOUT VCCE VREF VSET
ABSOLUTE MAXIMUM RATINGS
SYMBOL VCC TA TJ TSTG PD Power supply (VCC - GND) Operating ambient Operating junction Storage Power dissipation, TA = 25C (still 16-pin Plastic SO air)1 PARAMETER RATING 6 -40 to +85 -55 to +150 -65 to +150 1100 UNITS V C C C mW
NOTE: 1. Maximum dissipation is determined by the ambient temperature and the thermal resistance, JA: 16-pin SO: JA = 110C/W
RECOMMENDED OPERATING CONDITIONS
SYMBOL VCC TA TJ Supply voltage Ambient temperature ranges Junction temperature ranges PARAMETER RATING 4.5 to 5.5 -40 to +85 -40 to +110 UNITS V C C
1998 Oct 07
3
Philips Semiconductors
Product specification
Fiber optic postamplifier
SA5225
DC ELECTRICAL CHARACTERISTICS
Min and Max limits apply over operating temperature at VCC = 5V 10%, unless otherwise specified. Typical data apply at TA = 25C and VCC = +5V. SA5225 SYMBOL PARAMETER Input signal voltage single-ended differential Input offset voltage2 Input RMS noise2 Input level-detect programmability single-ended Level-detect hysteresis3 VCCA + VCCE supply current JAM input current Minimum input for JAM = high1 low1 -1.0 -1.95 No ECL loading Pin 8 = 0V -10 -1.165 -1.490 -0.81 -1.63 VIN = 200kHz square wave 2 2 3 27 TEST CONDITIONS Min 0.002 0.004 Typ Max 1.5 3.0 50 60 12 4 35 10 UNIT
VIN VOS VN VTH VHYS ICC IINL VIH VIL VOH4 VOL
4
VP-P V V mVP-P dB mA A VDC VDC VDC VDC
Maximum input for JAM = Status pins Status pins
NOTES: 1. These ECL specifications are referenced to the VCCE rail and apply for TA = 0C to 85C. 2. Guaranteed by design. 3. Also see the SA5224 which has 5dB 1dB hysteresis for FDDI compatibility. 4. Valid for Status pins only (#9, 10).
Table 1.
VOHMAX VOHMIN VOLMAX VOLMIN
10K ECL Voltage Levels (referenced to VCCE) (Pins 12 & 13 only)
-30C -0.890 -1.060 -1.650 -1.890 0C -0.840 -1.020 -1.630 -1.950 25C -0.810 -0.980 -1.630 -1.950 75C -0.735 -0.920 -1.600 -1.950 85C -0.700 -0.890 -1.615 -1.920 UNIT VDC VDC VDC VDC
PARAMETER
AC ELECTRICAL CHARACTERISTICS
Min and Max limits apply for 4.5 VCC 5.5V. Typical data apply at TA = 25C and VCC = +5V. SA5225 SYMBOL BW1 BW2 RIN CIN tr, tf tPWD RAZ RF tLD PARAMETER Lower -3dB bandwidth Upper -3dB bandwidth Input resistance Input capacitance ECL output1 risetime, falltime Pin 4 or 5 Pin 4 or 5 RL = 50 To VCCE - 2V 20-80% 1.2 TEST CONDITIONS CAZ = 0.1F Min 0.5 90 2.9 Typ 1.0 120 4.5 Max 1.5 150 7.6 2.5 2.2 0.3 Pin 1 or 2 Pin 7 CF = 0 155 14 0.5 250 24 1.0 423 41 2.0 UNIT kHz MHz k pF ns nsP-P k k s
Pulsewidth distortion Auto zero output resistance Level-detect filter resistance Level-detect time constant
NOTE: 1. Both outputs should be terminated identically to minimize differential feedback to the device inputs on a PC board or substrate. 1998 Oct 07 4
Philips Semiconductors
Product specification
Fiber optic postamplifier
SA5225
INPUT SIGNAL LEVEL-DETECTION
NE5212 NE5224 CLOCK RECOVERY & RETIMING
SD00376
Figure 3. Typical Fiber Optic Receiving System
The SA5225 allows for user programmable input signal level-detection and can automatically disable the switching of its ECL data outputs if the input is below a set threshold. This prevents the outputs from reacting to noise in the absence of a valid input signal, and insures that data will only be transmitted when the input signal-to-noise ratio is sufficient for low bit-error-rate system operation. Complimentary ECL flags (ST and STB) indicate whether the input signal is above or below the desired threshold level. Figure 6 shows a simplified block diagram of the SA5225 level-detect system. The input signal is amplified and rectified before being compared to a programmable reference. A filter is included to prevent noise spikes from triggering the level-detector. This filter has a nominal 1s time constant, and additional filtering can be achieved by using an external capacitor (CF) from Pin 7 to VCCA (the internal driving impedance is nominally 24k). The resultant signal is then compared to a programmable level, VSET, which is set by an internal voltage reference (2.64V) and an external resistor divider (R1 and R2). The value of R1 + R2 should be maintained at approximately 5k.
HYST
INPUT BIASING
The DATA INPUT pins (4 and 5) are DC biased at approximately 2.9V by an internal reference generator. The SA5225 can be DC coupled, but the driving source must operate within the allowable 1.4V to 4.4V input signal range (for VCC = 5V). If AC coupling is used to remove any DC compatibility requirement, the coupling capacitors C1 and C2 must be large enough to pass the lowest input frequency of interest. For example, .001F coupling capacitors react with the internal 4.5k input bias resistors to yield a lower -3dB frequency of 35kHz. This then sets a limit on the maximum number of consecutive "1"s or "0"s that can be sensed accurately at the system data rate. Capacitor tolerance and resistor variation (2.9k to 7.6k) must be included for an accurate calculation.
VTL (OFF)
VTH (ON)
SD00377
AUTO-ZERO CIRCUIT
Figure 5 also shows the essential details of the auto-zero circuit. A feedback amplifier (A4) is used to cancel the offset voltage of the forward signal path, so the input to the internal ECL comparator (A6) is at its toggle point in the absence of any input signal. The time constant of the cancelling circuitry is set by an external capacitor (CAZ) connected between Pins 1 and 2. The formula for the lower -3dB frequency is: 150 f *3dB + 2p @ R AZ @ C AZ where RAZ is the internal driving impedance which can vary from 155k to 423k over temperature and device fabrication limits. The input coupling time constant must also be considered in determining the lower frequency response of the SA5225.
Figure 4. The circuit is designed to operate accurately over a differential 2-12mVP-P square-wave input level detect range. This level, VSET/100, is the average of VTH and VTL. Nominal hysteresis of 3dB is provided by the complimentary ECL V SET V SET V + V + 85 . For 121 and TH output comparator yielding TL example, with VSET = 1.2V, a 14.05mVP-P square-wave differential input will drive the ST pin high, and an input level below 9.95mVP-P will drive the ST pin low. Since a "JAM" function is provided (Pin 8) and can force the data outputs to a predetermined state (DOUT = LOW, DOUT = HIGH), the ST and JAM pins can be connected together to automatically disable signal transmission when the chip senses that the input signal is below the desired threshold. JAM (Pin 8) low enables the Data Outputs. ST will be in a high ECL state for input signals below threshold.
CAZ
VBIAS RIN 4.5k C1 - DATA IN C2 DIN DINB A1 + RIN 4.5k
RAZ 250k A4
RAZ 250k
DOUT A3 A6 DOUTB ECL 10K DATA OUT
SD00668
Figure 5. SA5225 Sample Application: Forward Gain Path Including Auto-Zero 1998 Oct 07 5
Philips Semiconductors
Product specification
Fiber optic postamplifier
SA5225
VCCA CF
DATA IN
50X 2.64V
LOW-PASS FILTER
+ VREF - R1 .25X R2
ST ST ECL 10K
LEVELDETECT FLAGS
SD00669
Figure 6. SA5225 Sample Application: Input Signal Level-Detect System
1 CAZ 0.1F 2
CAZN
VSET
16
R1 CAZP VREF 15
R2
3 CIN1 0.1F DATA IN CIN2 0.1F 5 4
GNDA
VCCE
14
5V 0.1F R3
DIN
DOUT
13 DATA OUT
50 R4
DIN
DOUT
12 50
3V
5V 0.1F 0.1F
6
VCCA
GNDE
11 R5 10 50 LEVEL-DETECT STATUS 9
7
CF
ST
8
JAM
ST
SD00380
Figure 7. SA5225 Sample Application with VCC = 5.0V NOTE: A 50 resistor is required from Pin 9 to 3V only if the ST pin is required to meet 10k ECL specifications.
Die Sales Disclaimer
Due to the limitations in testing high frequency and other parameters at the die level, and the fact that die electrical characteristics may shift after packaging, die electrical parameters are not specified and die are not guaranteed to meet electrical characteristics (including temperature range) as noted in this data sheet which is intended only to specify electrical characteristics for a packaged device.
All die are 100% functional with various parametrics tested at the wafer level, at room temperature only (25C), and are guaranteed to be 100% functional as a result of electrical testing to the point of wafer sawing only. Although the most modern processes are utilized for wafer sawing and die pick and place into waffle pack carriers, it is impossible to guarantee 100% functionality through this process. There is no post waffle pack testing performed on individual die.
1998 Oct 07
6
Philips Semiconductors
Product specification
Fiber optic postamplifier
SA5225
Since Philips Semiconductors has no control of third party procedures in the handling or packaging of die, Philips Semiconductors assumes no liability for device functionality or performance of the die or systems on any die sales.
Although Philips Semiconductors typically realizes a yield of 85% after assembling die into their respective packages, with care customers should achieve a similar yield. However, for the reasons stated above, Philips Semiconductors cannot guarantee this or any other yield on any die sales.
CAZN
VSET
CAZP 2 1 16
VREF 15
GNDA
3
14
VCCE
DIN
4
DIN
5
VCCA
6
7
CF
ECN No.: 01671 1991 Jul 8
JAM
Figure 8. SA5225 Bonding Diagram
1998 Oct 07
EEEEEEE EEEEEEE EEEEEEE EEEEEEE EEEEEEE EEEEEEE EEEEEEE
8 9 10
13
DOUT
12
DOUT
11
GNDE
ST
ST
SD00493
7
Philips Semiconductors
Product specification
Fiber optic postamplifier
SA5225
SO16: plastic small outline package; 16 leads; body width 3.9 mm
SOT109-1
1998 Oct 07
8
Philips Semiconductors
Product specification
Fiber optic postamplifier
SA5225
NOTES
1998 Oct 07
9
Philips Semiconductors
Product specification
Fiber optic postamplifier
SA5225
Data sheet status
Data sheet status Objective specification Preliminary specification Product specification Product status Development Qualification Definition [1] This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice. This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make chages at any time without notice in order to improve design and supply the best possible product. This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.
Production
[1] Please consult the most recently issued datasheet before initiating or completing a design.
Definitions
Short-form specification -- The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook. Limiting values definition -- Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability. Application information -- Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.
Disclaimers
Life support -- These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application. Right to make changes -- Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088-3409 Telephone 800-234-7381 (c) Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A. Date of release: 10-98 Document order number: 9397 750 04629
Philips Semiconductors
1998 Oct 07 10

▲Up To Search▲

Price & Availability of SA5225

	To Download SA5225 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .